

REVIEW ARTICLE



ISSN: 2321-7758

## TWO STAGE CASCODE INDUCTIVE SOURCE DEGENERATION LOW NOISE AMPLIFIER IN 130NM 'RF CMOS'

SAMIKSHA G. PATRE, Prof. NILESH BODNE

Department of E & C, VIT College of engineering / RTMN University, India

Article Received: 17/07/2014

Article Revised on: 23/07/2014

Article Accepted on:25/07/2014



### ABSTRACT

A two stage cascode CMOS Low Noise Amplifier(LNA) is implemented in 130nm RF CMOS technology with inductive source degeneration technique for low noise figure and power optimization using ADS tool for the frequency band of 2.4GHz with dc supply voltage of 1.3V. The 1st stage of LNA is designed basically for low noise figure and 2nd stage is designed for higher gain. The total dc current flowing through this circuit is 3.7mA. The designed LNA is biased with Active Bias technique for better stabilization and over temperature variation. The LNA achieves small signal gain of 30.1 db and 1.8dB noise figure. The input return and output return losses are -10.3 dB and -19.3 dB respectively. This circuit is designed for application in WiFi and Bluetooth.

**Keywords :**RFIC, Low Noise, RFCMOS, Cascode topology, inductive source degeneration.

### INTRODUCTION

A Low Noise Amplifier (LNA) is the most critical block to determine sensitivity of a communication system [2]. Conventionalities GaAs and Bipolar technologies are used to implement the LNAs. Thanks the development of CMOS technology, it is possible to implement GHz RF and microwave circuits with sub-micron CMOS technologies. The CMOS technology has a merit to be combined with digital circuitries. Thus, CMOS LNAs have been extensively investigated in several papers. The cascode structure has been widely used for LNA designs because it is easy to satisfy both noise and power gain requirements [1].

CMOS technology is currently one of the dominant technologies used in the fabrication of consumer RF, analog, and digital integrated circuits mainly due to its low power consumption, low cost, and ease of integration. [2]

**Design Approach**

**BLOCK DIAGRAM**





Figure 1: Block diagram of two stage CMOS Low Noise Amplifier

Above block diagram shows the complete structure of Low noise amplifier. As it is the two stage LNA, both stages connected with inter-stage matching and for it coupling capacitor is used. In designing an LNA, the following should be considered: power gain, noise figure (NF), impedance matching, reverse isolation, stability, distortion and power consumption. Input matching and Output matching networks are used for input and output stage respectively to minimize return losses which result in increased gain and output power. Input matching is done by calculation of input impedance using the ratio of the input voltage and input current. Passive elements having some impedance are connected at the input side, forming an input matching network to match this impedance. The loss occurred in this part of the circuit due to improper matching is known as Input return loss and denoted as  $S(1,1)$ . The same concept is utilized to find  $S(2,2)$  at the output side.

**COMPLETE TWO STAGE POWER AMPLIFIER**

Figure 2: Schematic of complete Two Stage Low Noise Amplifier



**First Stage**

The first stage of typical CMOS low-noise amplifier uses an inductive degeneration approach for narrow-band input matching to the 50 Ω antennas. A cascode structure is also employed as it increases input-output isolation and output impedance for better stability and gain [2].

The transistor M1 is the main amplifying device of this stage and transistor M2 is cascaded with M1. To increase the gain and to minimize the current drawing capability here used cascode topology, this cascode topology called as current reused topology, it is called as current reused topology because whatever current consume by transistor M1 the same current will consume by M2. Basically the first stage is design for low noise figure and lowest power consumption

An inductor L4 of a large value is connected between the drain of M2 and Vdd. This inductor which opposes the change in current and the cascaded transistor is to prevent the large flow of drain current through M1 which can damage the transistor. The transistor M1 is biased with active current mirror bias technique through the resistor R3. As mentioned in the block diagram an input matching network is connected to the first stage i.e. the input stage for input impedance matching. The gate length of the transistors is fixed at 130nm and the width of gate is varied. The bulk of both the transistors is connected to ground. The output power of this topology is not as high as the power stage, but the isolation provided between output and input is very high. The dc current through this stage is 2.4 mA.

### Second Stage

The second stage amplifier is a simple common-source architecture which is connected to the first stage through the coupling capacitor. The maximum current that this stage should consume is 1.3mA, thus a device size of 4um/0.13um was chosen. [2]. Similar to first stage an inductor L7 of a large value is connected between the drain of the M4 and VDD, which is off-chip components, acting as RFC. This inductor opposes any change in dc current flowing through the drain and source of the transistor and thereby controls the flow of current through the transistor. The second stage is mainly design for higher gain.

### Bias Network

As the first stage is the cascode structure of this LNA design biasing circuit is concern element & since it is an integrated circuit for biasing current mirror circuit has been used. So, transistor M1 biased with the help of the current mirror circuit. The bias circuits mainly design to drive main device of the circuit. For second stage biasing circuit is not used, at the gate terminal direct current is arrived from the first stage via coupling capacitor.

### Input Matching

Impedance and noise matching are critical in LNA designs. In input matching, for simultaneous power and noise matching of multiple frequencies, the real part of  $Z_{in}$  has matched to  $50\Omega$  and the imaginary part of  $Z_{in}$  will be zero. For input matching filter is used for narrow band response at 2.4GHz. Input matching network is difficult to realize with CMOS so it is considered as off chip to reduce the chip size.




Figure 3: The input matching network

### Output Matching

The output matching circuit is selected in that way, it improves the results and provide the best output return loss. At desired frequency bands, output return loss is -19.3 dB. It should exhibit high impedance at operational bands. That's not only reduced the chip size but also has a good output matching with much less chip area [4].




Figure 4: Output Matching Network

**SIMULATION RESULTS**

The LNA shown in Fig.1 was simulated by Advance Design System in TSMC 0.13  $\mu\text{m}$  RF CMOS process. The layout of the LNA is shown in Fig.9. The chip area is  $362 \mu\text{m} \times 200 \mu\text{m}$  including all bonding pads shown in fig11. The simulations, perform at schematic shows in fig2 gives good s-parameters performance. The two-stage cascode structure with inductive source degeneration LNA has good power gain and noise figure (1.8 dB) while consuming 0.4 mW of power, which are much better than the other comparative topologies. The complete circuit was simulated using ADS tool. Fig. 5, 6,7,8,9 and 10 show the LNA's simulated S21, S11, S22, S12, NF and stability of the LNA. At the center frequency  $f=2.4 \text{ GHz}$  the gain the LNA is 30.1dB. The input return loss [S11] is about -10dB, output return loss is about -19.3dB at 2.4GHz. The isolation is 61.7dB and the circuit is unconditionally stable.




Figure 5: Gain




Figure 6: Input Return Loss




Figure 7: Output Return Loss




Figure 8: Isolation




Figure 9: Stability




Figure 10: Noise Figure

Table1: CMOS Low Noise Amplifier Specification

Parameters	Value
Operating Voltage	1.3V
Technology	0.13 $\mu\text{m}$ RF CMOS process
Operating Frequency	2.4 GHz
S (2,1) Gain	30.1dB
S (1,1) Input Return Loss	-10.3dB
S (2,2) Output Return Loss	-19.3dB
S (1,2) Isolation	-61.7dB
NF	1.8dB
Total Power Consumption	4.8mW
Total DC Current	3.7mA




Figure 11: Layout

#### CONCLUSION

An approach for designing low-voltage, low-power inductively degenerated CS LNAs is presented for the wireless applications. The tool used for designing this circuit are ADS (Advanced Design System) tool of Agilent Systems. This circuit designed in RFCMOS 0.13 $\mu$ m technology provided by ADS tool. Simulation results show that gain, low noise, good isolation and stability are simultaneously achieved by a low noise amplifier. The result of the LNA is summarized in the table 1.

The Interstage coupling capacitor is used to achieve the high gain. The gain is about 30.1dB has been achieved in all the frequency bands of interest with 1.8 dB noise figure.

#### ACKNOWLEDGEMENTS

I would like to extend my gratitude & sincere thanks to my supervisors Prof. Nilesh Bodne for their constant motivation and support during the course of my work. I truly appreciate and value their guidance and encouragement from the commencement to the end of this paper.

#### REFERENCES

- [1]. Hong-Sun Kim, Xiaopeng Li, and Mohammed Ismail, Fellow IEEE A 2.4GHz CMOS Low Noise Amplifier using an Inter-stage Matching Inductor 0-7803-5491-5/99/\$10.00 © 1999 IEEE
- [2]. Nazif Emran Farid #1, Arjuna Marzuki \*2, Ahmad Ismat Abdul Rahim #3 A Variable Gain, 2.5 GHz CMOS Low-Noise Amplifier for Mobile Wireless Communications 978-1-4244-5532-4/09/\$26.00 © 2009 IEEE
- [3]. Ali M.T. Abuelmaatti 1, Ian Thayne 1 and Muhammad Taher Abuelma'atti 2 Design of Source Degenerated Cascode Dual Functionality LNA/PA for the IEEE 802.15.4 (ZigBee) Standard: Part I - New Methodology
- [4]. Sambit Datta\*, Kunal Datta\*, Ashudeb Dutta#, Tarun Kanti Bhattacharyya , A Concurrent Low-Area Dual Band 0.9/2.4 GHz LNA in 0.13 $\mu$ m RF CMOS Technology for Multi-Band Wireless Receiver Note. 978-1-4244-7456-1/10/\$26.00 © 2010 IEEE
- [5]. Meng Zhang 1, 2, 3, Zhiquan Li 1, 2, 3 A 2.4 GHz Low Power Common-Gate Low Noise Amplifier for Wireless Sensor Network Applications 978-1-61284-307-0/11 © 2011 IEEE
- [6]. T.T.N. Tran, C.C. Boon, M.A. Do and K.S. Yeo Ultra-low power series input resonance differential common gate LNA ELECTRONICS LETTERS 9th June 2011 Vol. 47 No. 12

- 
- [7]. [7] François Belmas<sup>1</sup>, Frédéric Hameau<sup>1</sup>, Jean-Michel Fournier<sup>2</sup> A 1.3mW 20dB Gain Low Power Inductorless LNA with 4dB Noise Figure for 2.45GHz ISM Band 978-1-4244-8292-4/11 ©2011 IEEE
- [8]. R.J. Baker, "CMOS – Circuit Design, Layout and Simulation", 2nd edition, IEEE Press, 2005.
- [9]. P. E. Allen and D. R. Holberg, "CMOS Analog Circuit Design", 2nd edition, Oxford University Press, 2002
- [10]. B. Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2000.
-