RESEARCH ARTICLE

ISSN: 2321-7758

A 3.3V Bidirectional IO for Multiple Loads In CMOS (55nm)

T. SRAVANI DURGA[1], B. MANIKANTH[2]

[1]Student, Department of E.C.E, Vasidreddy Venkatadri Institute of Technology, Nambur, AP, India
[2]Asst. Professor, Department of E.C.E, Vasidreddy Venkatadri Institute of Technology, Nambur, AP, India
Email: sravani.tla@gmail.com , manikanth439@gmail.com

ABSTRACT

Interfacing core logic and external world is always been a challenge in VLSI industry. Specially designed IO circuits are used for this purpose. Isolation of crucial core part is achieved by the help of IO circuitry. This paper proposes a bi-directional IO for various loads depends on the core circuit which drives the IO. The driving capability of the IO circuit can be varied from 10pF to 40pF based on the loading in the pad. Control is provided by the help of signals produced by the core circuit. By varying these signals, the loading ability for an IO can be set by the internal logic. In this paper an IO is proposed to connect 1.2V internal circuitry to 3.3V pad. Pull-up Pull-down networks are included to ensure low short circuit current.

Keywords- General Purpose Input Output (GPIO), Level Shifters, Electrostatic Discharge (ESD), Schmitt Trigger.

I.   INTRODUCTION

Interfacing internal core logic circuit to noisy exterior environment is achieved by the help of IO pads. Communication of core circuit in terms of input and output data bit must be flexible according to the surrounding blocks. IO circuits are used to provide this flexibility. Depends on the operating voltage of the peripheral IC which needs to be connected to the core logic IO should convert the Internal signal to a higher voltage level. Level shifters are used for these conversions. On the same side the signals needs to be received by the core logic, this voltage levels are generally low values. Direct coupling this signal results in damaging the internal logic. A down shifter is used for this purpose. There are several types of IO circuits [1]. In some application data only needs to be sent out. In some cases communication in both direction is essential. In some cases the signal needs to be extremely noise immune. Based on the application various IO architecture are present. Another aspect it when the core logic is not in use the pads should

act as buffers. A high impedance sate to be achieved during this time. Also when it is neither transmitting nor receiving, the logic state in the pad should be predictable. Internal control signals needs to be provided for this. The methodology for the establishment of these control signals is much important and critical. Shrinkage of technology node is very rapid. Due to this the supply voltage is being scaled down results in faster logic's. IO should match the data processing speed of the core, if not it will results in data loss. General purpose IO circuits should be capable of driving huge on-chip capacitance.

The Internal logic and the surrounding chips could be working in various voltage levels. Up and down level shifters are necessary for voltage conversion to required values. Proper working of this level shifters is essential for the efficient working of the IO circuit. While converting to a higher voltage level the stress introduced in the MOSFETs should be taken with at most care. Stress can cause deterioration in the device over time

KY Publications
www.kypublications.com

compromising the device performance and lifetime. While receiving the data from the external world, elimination of noise components is necessary. A schmitt trigger is used to achieve this. it can provide a hysteresis which leads to lower VIL and higher VIH values. For driving the high capacitance pad several buffers and drivers are necessary[2]. Electro static discharge will cause more damage to the chip than earlier days due to the technology shrinkage[3]. A IO circuits should contain circuits to protect from an ESD event. Generally HBM (Human Body Model) and CDM (Charged Device Model) diodes are incorporated in the IO circuit to bypass the ESD current to the supply nets[4].

In this paper, a modified level shifter and schmitt trigger design is proposed to overcome the stress issues when con- necting to a marginally high voltage. Through this design a better duty cycle and high input noise margin is obtained.

II. ARCHITECTURE

Some of the major constraints while designing an IO circuit is.

Multiple Load carrying ability.

Short circuit current control.

Ability to predict the state of the pad when both receiver and transmitter is ideal.

Low leakage.

IO circuits mainly consist of three blocks. Transmitter, Receiver and a Pull-up Pull-down network. The transmitter receives input from the internal logic circuit. An input buffer is necessary in order to strengthen this weak signal. Transmitter level shifter in the IO converts the VDDC level to the VDDIO level [5]. When the IO pad acts as an Input buffer high impedance state should be achieved. This high impedance state is created by a tri-state buffer which is incorporated in the proposed level shifter design. System is designed is to handle upto 40pf even though it might not always necessary that much current need to flow to the pad. A Predriver circuit is used to overcome this issue. Predriver circuit decides how much current should flow to the PAD based on the load. Top level architecture of the IO circuit is shown in Figure 1.


Fig. 1. IO Architecture

The receiver block contains a schmitt trigger[6] which is used for hysteresis control. The hysteresis control make sure that the receiver circuit will not transmit any noise to the internal core circuit which it picks up from the noisy outside world. The down level shifter[7] change the voltage level from pad value to internal logic value, a core buffer is introduced to strengthen the signal before giving to the internal logic. The ESD protection diodes are connected to the PAD. In this paper a modified level shifter and schmitt trigger circuit is proposed to overcome the stress issues in the MOSFET while connecting to a high voltage node.

III. PROPOSED SYSTEM

A. Transmitter

The block diagram of transmitter Part is shown in Figure 2. Transmitter mainly consist of four level shifters and a predriver. Predriver will decide how many level shifters should be enabled depending on the requirement. Two control signals DRV < 0 : 1 > which are generated by the core circuitry will help the predriver to choose suitable number of level shifters. T RIENC, V REF P , and V REF N are the other control signals. Here T RIENC will decide the state of the pad. The pad will be in high impedance then T RIENC = Logic 1. When T RIENC is in Logic 0 IO circuit is in transmission mode.

1) Predriver: Predriver is a decoding logic which is re- alised using NAND, NOR and NOT gates[8]. It also consist of a simple level shifter just to boost up the T RIENC signal to an intermediate level. Predriver is designed in such a way that the it operates in core circuits power supply which make the pridriver circuit faster than the previous designs. Working of predriver circuit is shown in Table 1.

T. SRAVANI DURGA, B. MANIKANTH

2) Level Shifter: Level shifter plays a crucial role in converting the core voltage level to IO level. In 55nm technology, the core voltage is 1.2V which is to be up shifted to 3.3V. The output of the level shifter should settle before 10% of time period, with a minimum variation in duty cycle, worst case should be less than 20%[9] across Process variations and voltage. Another thing should be taken care is the stress introduced in the devices. In this paper a new design for a level shifter is proposed. This circuit will also act as a tristate machine when the T RI EN signal is high which will keep the pad in high impedance. High impedance state is necessary when the pad is operated as a buffer By using this circuit no additional driver circuit is needed. This circuit itself is capable of driving the load in the pad. Circuit diagram of the proposed level shifter is shown in Figure 3.

Here input signals IN and IN B is fed to bottom NMOS's. Top portion consist cross coupled PMOS devices. Design of level shifters is done such that the PMOS and NMOS sizing is done for obtaining optimum rise and fall times. From the level shifter circuit it is clear that when the input falls from 1 to 0, the deciding node for a transition to occur is the node OUT which has to fall fast so that the PMOS switches on and thus 3.3V appears at the node LL of the so that OUT node is perfectly pulled down by NMOS transistors. This occurs in the reverse case also. Additional devices are added to reduce the stress[10] between the nodes. Not only it reduces the stress it will also helps to minimize the leakage current. Since the OUT net is experiencing more loading due to additional capacitance introduced by the buffers, there will be a mismatch in current flow between the two legs of level shifter. To avoid this same buffers are added to the OUTB net. This will maintain the symmetry thereby ensures equal current flows through the level shifter legs.

For enabling the stacked devices V RF N V RF P bias signals are provided which is set to 1.8V. The circuit will also act as a tristate buffer by setting the T RIEN signal to Logic 0.

B.   Pull-UP Pull-Down Network

It is critical to predict the state of the the pad when there is no transmission or reception takes place. Pull-Up and Pull-Down network is used for this. For this two control signals are generated in the core. The circuit consist of a a stacked PMOS device and a stacked NMOS device and a current limiting resistor [11] to avoid the unnecessary current flow. It also helps in reducing leakage.

C.   Receiver

The receiver part of an IO circuit contain a circuit for noise eliminating circuit, a down level shifter and buffers. Noise elimination is achieved by hysteresis control. A Schmitt trigger is used for serving this purpose. ESD diodes are also conncted to the pad for bypassing ESD currents to the power nets. Schmitt trigger output is connected to the down level shifter for scaling down its value to the core level. The down level shifter for 3.3V to 1.2V voltage scaling is a stacked inverter circuit with supply voltage of 1.2V. The schmitt trigger circuit is designed for producing a better VIL and VIH values. Receiver buffers are used to reshape the level shifter output and for strengthening it, design consideration is based of the level of signal conditioning. Receiver enable signal is used to trigger the receiver circuit.

1)   Schmitt Trigger: A modified schmitt trigger circuit is proposed in this paper. A schmitt trigger is used in the receiver to eliminate the external noises by introducing a hysteresis in the received signal from the pad. Being in contact with the external world the pad is susceptible to noise. Removal of this noise is one of the important function of the IO circuit. Modified schmitt trigger circuit diagram is shown in Figure 4.


Fig. 2. Transmitter Block Diagram

TABLE I PREDRIVER DECODER OUTPUT.

| DRV1	DRV0	DATAVDDC< 3 : 0 >	VREFTRI< 3 : 0 >
0	0	000D	0001
0	1	00DD	0011
1	0	0DDD	0111
1	1	DDDD	1111

T. SRAVANI DURGA, B. MANIKANTH

Fig. 3. Proposed Level Shifter Circuit Diagram

Fig. 4. Modified Schmitt Trigger Circuit

The cascaded transistors in between will have higher V^{th} than top and bottom transistors due body effect, Because of this V^{th} variation these transistors are capable of providing a hysteresis window as they switch from higher to lower logic levels. For the improvement of the hysteresis extra transistors are added to the output net. When logic 0 is applied to the input, the PMOS's are ON and the NMOS's are OFF. As the input-level crosses to threshold voltage of bottom NMOS, it turns ON and tries to pull down the node between itself and the stacked NMOS to 0.

At the same time, the extra transistor will turn ON and tries to pull up the node to V DD Vth. Because of this the output level will stay high for more duration. When the input rise to value such that it can provide a VGS greater than the threshold voltage of bottom NMOS transistor. When the input switches from high to low PMOS's will undergo the same operation. The (W=L) values of the stacked and extra transistors will decide the shape of hysteresis loop. Input is fed through another set of transistors for reducing the stress in the nodes.

T. SRAVANI DURGA, B. MANIKANTH

These transistors are enabled by control signal with bias voltage 1.8V.

IV. SIMULATION RESULTS

The IO block is designed for a core voltage of 1.2V and a pad voltage of 3.3V. The circuit is implemented and simulated in 55-nm CMOS technology model. Simulation are done for various PVT corners. Obtained results shows only minimal variation in the PVT checks. Observed results are shown in Table 2.


Fig. 5. Level Shifter Output.

TABLE II: RESULTS OBSERVED FOR IO CIRCUIT

| Parameter	Minimum	Typical	Maximum
VDDIO	3	3.3	3.6
VDDC	1.08	1.2	1.32
Temperature	-40	27	125
Frequency		50MHz	
VIL			.25xVDDIO
VIH	0.78xVDDIO		
Duty cycle	50.46	50.55	50.68
VOL			.25V
VOH	3.15V		

Fig. 6. PVT Corner Analysis of Duty Cycle

Fig. 7. Modified Schmitt Trigger Output.

Figure 5 shows the output of level shifter. The input core voltage is effectively converted to 3.29734V. Duty cycle has been observed as 50.55 in Typical process. Maximum duty cycle observed is 50.68. PVT corner analysis of duty cycle is shown in Figure 6.

Figure 7 shows the VIL and VIH levels of schmitt trigger. Obtained results shows that the designed circuit has higher input noise margin.

In the receiver part the output from the pad is transmitted to internal core circuitry. The signal level is down shifted to 1.2V from 3.3V. Output of the receiver is shown in Figure 8.


Fig. 8. Receiver Output.

V. CONCLUSION

This paper presents a 3.3V IO circuit. New design for up level shifter and schmitt trigger has been successfully implemented in 55-nm technology. Circuit is found to be stable under various PVT corner analysis. By the new design the stress

T. SRAVANI DURGA, B. MANIKANTH

experienced in the devices has been reduced. The lO can drive up to 40pf at a frequency of 50MHz with a duty cycle of 50.55.

REFERENCES

[1] Shiju Abraham, "GPIO Design, Layout, Simulation And ESD Clamp Placement Calculator," Presented to the Faculty of the Graduate School of The University of Texas at Arlingtonn.

[2] Purushothaman A. and Parikh, C. D, "Design of static latch based comparator using power constrained optimization," 10th International Symposium on VLSI Design and Test, 2010.

[3] "ESD Protection Devices and Circuit Design for Advanced CMOS Technologies," Springer, canada, vol. 2, pp. 45–71, 2008.

[4] M. D. Chaine, C. T. Liong, and H. F. San, "A Correlation Study Between Different Types of CDM Testers and Real Manufacturing In-Line Leakage Failures," IEEE Trans. Component.

[5] Bert Serneels, Michiel Steyaert and Wim Dehaene, "A High speed, Low Voltage to High Voltage Level Shifter in Standard 1.2V 0.13m CMOS," Catholic University of Leuven Department ESAT-MICAS.

[6] Munish Kumar, Parminder Kaur, Sheena Thapar, "Design of CMOS Schmitt Trigger," International Journal of Engineering and Innovative Technology (IJEIT) , vol. 2, July 2012.

[7] Manoj Kumar, Sandeep K. Arya, Sujata Pandey, "Level Shifter Design For Low Power Application," International journal of computer science information Technology (IJCSIT), vol. 2, no. 5, Oct. 2010.

[8] J. P. Uyemura, "The CMOS Inverter: Analysis And Design in CMOS Logic Circuit Design," Boston, Kluwer Academic Publishers , pp. 103– 139, 2002 .

[9] C Ravi, V Sarma, B Sahoo, "At speed digital gain error calibration of pipelined ADCs," New Circuits and Systems Conference (NEWCAS), pp. 1–4, 2015.

[10] T Rahul, B Sahoo, S Arya, SJ Parvathy, VB Vulligaddala, "A Wide Dynamic-Range Low-Power Signal Conditioning Circuit for Low-Side Current Sensing Application," 28th International Conference on VLSI Design, pp. 262–270, 2015.

[11] Purushothaman A., "MINLP Based Power Optimization for Pipelined ADC," IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 508–511, September 2016.